Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Subscribe to D&R SoC News Alert
Register
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
Browse Foundation
Arithmetic & Mathematic (34)
Embedded Memories (1008)
I/O Library (952)
Standard cell (745)
CAM (27)
Diffusion ROM (3)
DRAM (2)
Dual-Port SRAM (22)
EEPROM (30)
Flash Memory (36)
FTP (9)
Metal ROM (1)
MTP (39)
OTP (161)
RAM (286)
Register File (249)
ROM (89)
RRAM (1)
Single-Port SRAM (21)
Via ROM (12)
Other (20)
ESD Protection (69)
General-Purpose I/O (GPIO) (412)
High-speed (137)
LVDS (39)
Memory Interfaces (14)
Special (281)
You must be registered with the D&R website to view the full search results, including:
Complete datasheets for
IP Core
products
Contact information for
IP Core
suppliers
Please
log in
here to your account.
New user ?
Signup here
.
1008 IP
751
0.118
ROM Compiler IP, UMC 0.18um LL process
UMC 0.18um Logic low leakage process synchronous Diffusion ROM complier....
752
0.118
ROM Compiler IP, UMC 0.25um process
UMC 0.25um Logic process synchronous VIA2 programmable ROM memory compiler....
753
0.118
ROM Compiler IP, UMC 0.25um process
UMC 0.25um Logic process synchronous Diffusion ROM memory compiler....
754
0.118
ROM Compiler IP, UMC 0.25um process
UMC 0.25um Logic process synchronous VIA2 programmed ROM memory compiler....
755
0.118
ROM Compiler IP, UMC 0.25um process
UMC 0.25um Logic process synchronous diffusion programmed ROM memory compiler....
756
0.118
ROM Compiler IP, UMC 0.25um process
UMC 0.25um Logic process synchronous Low Power VIA2 programmed ROM memory compiler....
757
0.118
ROM Compiler IP, UMC 0.25um Logic process
UMC 0.25um process synchronous VIA1 programmable ROM compiler....
758
0.118
ROM Compiler IP, UMC 0.25um SP process
UMC 0.25um Logic process synchronous high speed diffusion programmed ROM memory compiler....
759
0.118
ROM Compiler IP, UMC 0.35um process
UMC 0.35um Logic process standard asynchronous VIA2 programmed ROM memory compiler....
760
0.118
ROM Compiler IP, UMC 0.35um process
UMC 0.35um Logic process synchronous diffusion programmed ROM memory compiler....
761
0.118
ROM Compiler IP, UMC 28nm HLP process
UMC 28nm HLP Logic process PG-Via1 ROM compiler with LVT....
762
0.118
ROM Compiler IP, UMC 28nm HLP process
UMC 28nm HLP/ Low-K Via ROM compiler....
763
0.118
ROM Compiler IP, UMC 28nm HPC process
UMC 28nm HPC process Via ROM compiler...
764
0.118
ROM Compiler IP, UMC 40nm LP process
UMC 40 LP/RVT Low-K Logic process Via1 ROM memory compiler....
765
0.118
ROM Compiler IP, UMC 40nm LP process
UMC 40nm LP Logic process Via ROM compiler with WL booster....
766
0.118
ROM Compiler IP, UMC 40nm LP process
UMC 40nm LP Logic process Via ROM compiler with peripheral LVT and WL booster....
767
0.118
ROM Compiler IP, UMC 40nm LP process
UMC 40nm LP Via1 ROM compiler with Sleep mode....
768
0.118
ROM Compiler IP, UMC 40nm LP process
UMC 40nm LP via1 ROM compiler with Sleep mode & peripheral LVT....
769
0.118
ROM Compiler IP, UMC 55nm eFlash process
UMC 55nm eFlash process with peripheral HVT Pcode ROM compiler....
770
0.118
ROM Compiler IP, UMC 55nm eFlash process
UMC 55nm eFlash Via1 ROM compiler with HVT....
771
0.118
ROM Compiler IP, UMC 55nm eHV process
UMC 55nm eHV PeriHVT Via1 ROM compiler....
772
0.118
ROM Compiler IP, UMC 55nm LP process
UMC 55nm LP Logic process Via1 ROM memory compiler....
773
0.118
ROM Compiler IP, UMC 55nm LP process
UMC 55nm LP/ Low-K PG Via1 ROM compiler....
774
0.118
ROM Compiler IP, UMC 55nm SP process
UMC 55nm SP Low-K Logic process synchronous Via-1 ROM memory compiler....
775
0.118
ROM Compiler IP, UMC 65nm LL process
UMC 65nm LL Logic RVT Low-K process synchronous Via-1 ROM memory compiler....
776
0.118
ROM Compiler IP, UMC 65nm SP process
UMC 65nm SPRVT Logic process synchronous VIA1 ROM memory compiler....
777
0.118
ROM Compiler IP, UMC 90nm CIS process
UMC 90nm CMOS Image Sensor process 1P3M Via ROM compiler....
778
0.118
ROM Compiler IP, UMC 90nm LL process
UMC 90nm Logic process low leakage synchronous Contact VIA1 memory compiler....
779
0.118
ROM Compiler IP, UMC 90nm SP process
UMC 90nm/ Low-K SP/RVT VIA1 Programmable ROM compiler....
780
0.118
ROM Compiler IP, Via-1 type, UMC 0.13um SP/FSG process
UMC 0.13um SP/FSG Logic process high density synchronous Via-1 ROM memory compiler....
781
0.118
Dual Port SRAM Compiler IP, High density, (2RW), UMC 0.13um HS/FSG process
UMC 0.13um HS/FSG Logic process high density synchronous Dual Port (2RW) SRAM memory compiler....
782
0.118
Dual Port SRAM Compiler IP, Output: 1.8432MHz, UMC 40nm LP process
UMC 40nm LP Logic process synchronous high density Dual Port SRAM memory compiler....
783
0.118
Dual Port SRAM Compiler IP, Support Repair Features, UMC 40nm LP process
UMC 40nm Logic process synchronous high density Dual Port SRAM memory compiler with redundancy....
784
0.118
Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm eHV process
UMC 55nm eHV process, Dual Port SRAM compiler with row redundancy option....
785
0.118
Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm LP process
UMC 55nm LP Logic process Synchronous Dual Port SRAM with redundancy feature....
786
0.118
Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process
UMC 55nm SP Low-K Logic process Low Power synchronous high density Dual Port SRAM memory compiler with redundancy....
787
0.118
Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process
UMC 55nm 1.0V Standard Performance (SP) Low-K Logic process synchronous, high density, Dual Port SRAM with row redundancy option....
788
0.118
Dual Port SRAM Compiler IP, Support Repair Features, UMC 65nm LL process
UMC 65nm low leakage RVT Logic Low_K process synchronous high density Dual Port SRAM memory compiler with redundancy elements and bist testing interfa...
789
0.118
Dual Port SRAM Compiler IP, Support Repair Features, UMC 65nm LL process
UMC 65nm low leakage RVT Logic Low_K process synchronous high density Dual Port SRAM memory compiler wiht redundancy elements....
790
0.118
Dual Port SRAM Compiler IP, Support Repair Features, UMC 65nm SP process
UMC 65nm SP/RVT Logic and HVT Low-K process synchronous, high density, Dual Port SRAM compiler with the row redundancy option....
791
0.118
Dual Port SRAM Compiler IP, UMC 0.11um eFlash/HS process
UMC 0.11um eFlash HS process, Dual Port SRAM compiler....
792
0.118
Dual Port SRAM Compiler IP, UMC 0.11um eFlash/LL process
UMC 0.11um eFlash LL process Dual Port SRAM compiler....
793
0.118
Dual Port SRAM Compiler IP, UMC 0.11um HS/AE process
UMC 0.11um HS/AE Logic process synchronous High-density Dual Port SRAM memory compiler....
794
0.118
Dual Port SRAM Compiler IP, UMC 0.11um HS/FSG process
UMC 0.11um HS/RVT Logic process synchronous high density Dual Port SRAM memory compiler....
795
0.118
Dual Port SRAM Compiler IP, UMC 0.11um LL process
UMC 0.11um low leakage Logic process synchronous high density Dual Port SRAM memory compiler....
796
0.118
Dual Port SRAM Compiler IP, UMC 0.11um LL/AE process
UMC 0.11um LL/AE (AL Advanced Enhancement) Logic process synchronous high density Dual Port SRAM memory compiler....
797
0.118
Dual Port SRAM Compiler IP, UMC 0.11um SP process
UMC 0.11um SP/AE (AL Advance Enhancement) Logic process synchronous High-density Dual Port SRAM memory compiler....
798
0.118
Dual Port SRAM Compiler IP, UMC 0.13um HS/FSG process
UMC 0.13um HS/FSG Logic process Synchronous high density Dual Port SRAM memory compiler with input wrapper Mux....
799
0.118
Dual Port SRAM Compiler IP, UMC 0.13um HS/FSG process
UMC 0.13um HS/LL fusion (FSG) process high density synchronous high density Dual Port (2RW) SRAM memory compiler....
800
0.118
Dual Port SRAM Compiler IP, UMC 0.13um LL process
UMC 0.13um LL Logic/FSG process high density synchronous high density Dual Port (2RW) SRAM memory compiler....
|
Previous
|
16
|
17
|
18
|
...
|
Next
|